
## SERVICE MANUAL

### 2031 DISK DRIVE

HIGH AND LOW PROFILE MODELS

DEC. 1985

PN-314011-01





Computer Systems Division 1200 Wilson Drive West Chester, PA 19380

# 2031 DISK DRIVE

**HIGH AND LOW PROFILE MODELS** 

**DEC**. 1985

PN-314011-01

### Commodore Business Machines, Inc.

1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

Commodore makes no expressed or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to quality and accuracy is with the user. Commodore shall not be liable for any consequential or incidental damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without expressed permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright © 1985 by Commodore Electronics Limited. All rights reserved.

### CONTENTS

 $\mathbf{C}$ 

 $\bigcirc$ 


()

Title	Page
SPECIFICATIONS	1
BLOCK DIAGRAM	2
CARE AND MAINTENANCE	3
DEVICE NUMBER CHANGE	3
OVERVIEW	4
FLASH CODE	4
CASEWORK/ACCESSORY PARTS LIST	5
TROUBLESHOOTING GUIDE	6
HIGH PROFILE	
BOARD LAYOUT	8
PCB PARTS LIST	9
UPGRADE NOTES	10
CIRCUIT THEORY	11
SCHEMATIC	11
POWER SUPPLY PARTS & WIRING DIAGRAM	15
SHUGART DRIVE PARTS	16
RESISTANCE CHECKS	17
SERVO BOARD PARTS	18
COMPONENT LOCATION & SCHEMATIC	18
LOW PROFILE	
CIRCUIT THEORY	19
PCB PARTS LIST	29
BOARD LAYOUT	30
SCHEMATIC	30
POWER SUPPLY PARTS & WIRING DIAGRAM	31
ALPS DRIVE RESISTANCE CHECKS	32
PARTS	33
WIRING DIAGRAM	33
SERVO BOARD PARTS & SCHEMATIC	34

### 2031 DISK DRIVE PRODUCT SPECIFICATION

GENERAL DESCRIPTION	The 2031 is a single drive, 5-1/4 inch floppy, disk unit. It uses a 35 track, 48 TPI, single headed drive:
	High profile — Shugart drive assembly Low profile — Alps drive assembly
	It is an intelligent device, containing its own microprocessor, RAM, ROM and operating systems software.
MAXIMUM STORAGE	170K of data (formatted) – 35 tracks
MEDIA	5-1/4 inch floppy disk. Single sided, single density, soft sectored (double density can be used, but not needed).
INPUT/OUTPUT	IEEE interface
CONTROLLER	MOS 6502 microprocessor – 1 MHz clock
MEMORY	2K RAM, 16K ROM
DATA TRANSFER RATE	Internal 40K Bytes/sec IEEE-488 Bus 1.2K Bytes/sec
FILE TYPES	Program, sequential, relative, random-access and user
COMPUTERS	PET, 4000 series, 8000 series, B128
MEDIA COMPATIBILITY	1541, 4040
POWER REQUIREMENTS	120 Volts AC, 60Hz — integral power supply with external 1 Amp fuse
POWER CONSUMPTION	40 Watts maximum

### **BLOCK DIAGRAM**



### **CARE AND MAINTENANCE**

- DO NOT use MAGNETIZED tools when repairing or adjusting a disk drive.
- DO NOT place a disk drive near any device which generates "noise" e.g., motors, radios, televisions.
- DO NOT stack drives upon each other or in any way inhibit air flow around the unit. HEAT BUILD-UP can cause disk failures.
- Periodically CLEAN the read/write head with 90% isopropyl alcohol and a cotton swab. CHECK load pad for excess wear. Clean or replace as necessary.
- Take the following precautions when handling a diskette: ALWAYS store a diskette in its jacket. Use ONLY felt-tip pens when writing on the label of a diskette. Do not bend or physically damage a diskette. Do not place a diskette in the area of a magnetic field. Do not attempt to clean a diskette. Do not touch the exposed area of a diskette.

DIAGNOSTIC and ADJUSTMENT procedures for the 2031 are outlined in detail in the Version 3.0 diagnostic package (Commodore Part #31405201). This Kit contains a manual that outlines testing, adjustment and alignment procedures and Version 3.0 and 3.5 diagnostic program disks.

### **DEVICE NUMBER CHANGE**

The 2031 drive is shipped from the factory set for device #8. The channel may be hardware altered to device #9, 10 or 11. Channel selection is changed on the main logic board by LIFTING the diodes at locations CR 17/18 and/or CR 19. The following chart indicates the selected device #:

ADDRESS	LOW PROFILE	HIGH PROFILE	
9	CR 19	CR 19	
10	CR 17	CR 18	
11	CR 19 & 17	CR 19 & 18	

The diode locations are indicated on the appropriate schematic.

### **OVERVIEW**

The drive is itself an independent memory device. The drive is composed of a media clamp rotating mechanism, a head positioning mechanism and an eject mechanism. All positioning operations, excluding insertion and removal of the diskette, are controlled by the internal guide mechanism. Closing the front door causes the media clamp mechanism to operate. Two operations are performed in the following order:

- a) The diskette is centered.
- b) The diskette is clamped and retained between the spindle and the hub.

The spindle and hub rotate at 300 r.p.m. through a closed-loop control circuit employing a D.C. motor/tachometer. It is important that the relationship between the head and the media is maintained correctly during operation. For this purpose, a pressure pad is used to hold and press down the media (about 12g) from the opposite side of the head. This head assembly is coupled to a four phase stepping motor which performs the track positioning. One step of the stepping motor corresponds to a 1/2 track movement. The control circuit on the logic board selects the direction and number of steps to the desired track.

The Read/Write head uses a glass-bonded, ferrite/ceramic head. Track-to-track erasing is accomplished by the straddle erase method. The surface of the Read/Write head is mirror-ground to minimize wear of the head and media. Also, the head is designed in such a way that the maximum signal can be obtained from the media surface.

The spindle drive motor operates on 12VDC and turns the spindle, through a belt drive, at 300 revolutions per minute. The speed of the drive motor is controlled by a feedback signal from a tachometer, which is housed in the drive motor assembly. The feedback signal controls a servo amp that supplies the 12VDC drive current.

### **FLASH CODE**

The 2031, upon power-up, goes through its own internal diagnostic. If an electronic problem is detected, it is indicated by a FLASH CODE. The LED's will blink a set number of times, pause, and then flash again until the problem is corrected.

Number of Flashes	Possible Failure
1	Zero Page
2, 3	DOS ROM's
4	RAM

Circuitry associated with these components can also cause the failure code. Therefore, it should be suspected as the next possible defect.

### CASEWORK/ACCESSORY PARTS LIST

#### 2031 LOW PROFILE (PLASTIC CASEWORK)

2031 TOP CASE (IVORY)	С	1540014-05
1540/41/2031 BOTTOM CASE (IVORY)	С	1540015-00
SHIELD COVER		1540013-01
LED ASSEMBLY		1540003-01
SELF ADHESIVE FOOT	С	950150-02
POWER CORD	С	903508-04
USER'S MANUAL	С	1540042-01

#### 2031 HIGH PROFILE (METAL CASEWORK)

REPLACEMENT CASEWORK FOR METAL UNITS IS NO LONGER AVAILABLE.

POWER CORD	С	903501-01
USER'S MANUAL	С	2031036-01
DEMO DISKETTE	С	1540041-01
IEEE TO IEEE INTERFACE CABLES	С	905080-01
PET TO IEEE INTERFACE CABLES	С	320101-01

### **TROUBLESHOOTING GUIDE**


**NOTE:** Always check for latest ROM/ECO upgrade. If socketed IC is suspected bad, be sure to check socket with ohmmeter.

SYMPTOM:	POSSIBLE SOLUTION:
No LED's on power up.	Is Power cord plugged into wall outlet correctly? Is Power cord plugged into the disk drive correctly? Check line fuse. Check power switch. Check clock on 6502 pin 37. Check +5 and +12 volt lines.
Error LED flashes on power up.	Check all RAM and ROM locations.
Error LED stays on all the time.	Check 6502 microprocessor. Check ROMs.
Drive motor runs continuously and red LED stays on.	Check +12V. Check 6502, logic gates.
Drive motor runs continuously and red LED stays off.	Check ROM Check drive motor PCB.
Drive motor runs continuously.	Check VR2 (5V Regulator). Check Power Transformer.
After the drive warms up the motor runs continuously.	Check 6522s. Check motor control PCB.
Loads programs with red LED flashing.	Check drive speed. Check stepper motor.
Loading is intermittent.	Check ROMs. Check drive alignment.
Does not load when hot or LED flashed 3 times.	Check ROMs.
Searches with LED flashing continuously.	Check ROMs.
Searching with no red LED.	Check 6522s, logic gates.
Message of 'FILE NOT FOUND' is displayed.	Clean drive head w/alcohol. CheckØstop adjustment. Check alignment.
Drive fails to read.	Check the 311, 9602, and 592s. There are two +12 volt sources for stepper output and read circuit, make sure both are good.

SYMPTOM:	POSSIBLE SOLUTION:
Fails to format disk.	Check components related to connector P7. Check 6522s. Check write circuits.
Stepper Motor does not step forward.	Check 6502, 6522s, stepper logic.
Drive speed will not stabilize.	Check DC motor.
Will not save when the drive heats up.	Check 6502 microprocessor.
Locks-up when loading.	Check IEEE interface components. Check ROM.
Fails the performance test and displays a 21 read error.	Check test diskette. Check Drive Motor.
Fails the performance test and displays a 27 read error.	Check stop adjust.
Passes performance test to track 18 then displays 21 read errors.	Check read/write head.
Passes the performance test but will not load certain programs.	Check stepper motor.

**HIGH PROFILE** 

### PCB ASSEMBLY #2031040 BOARD LAYOUT



### PARTS LIST PCB ASSEMBLY #2031040-01

#### PLEASE NOTE:

Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department, order part #314000-01. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C". Vendor Name and part number have been provided for your convenience in ordering custom or unique parts.


INTEGRAT			RESISTO	RS – All Values 5% unless		
U1A	75161 Transceiver	901494-01		<u> </u>		
U1B	74LS14	901521-30	R1	2K	R31,32	1.5K
U1C	7406	901522-06	R2-5	150	R33	1K
U1N	7406	901522-06	R6	680	R34	680
U1P	74LS139	901521-18	R13	5.1K	R35,36	220
U1S	75160 Transceiver	901493-01	FI14	330	R37	2K
			R15	510	R38,39	
U2K	74LS164	901521-28	R18-20	2K		9.09K, 1/4 W, 1%
U2L	74LS133	901521-15			R40	1K
U2M	74LS02	901521-21	Fl21	22K	R41	180
U2N	74LS193	901521-26	R22,23	470	R42	270
U2P	74LS86	901521-32	R24	430	R43	47
U2R	311 OP Amp	901523-04	R25	330	R44	2.2K
U3A	74LS04	901521-02	Fi26,27	2.2K	R45,46	1M
	746504		R28,29	150	R47	4.7K
U3B,C,D,E	2114 Static RAM	901453-04				
U3F	6502 Microprocessor	C 901435-01	R30	300	R48	6.19K, 1/4 W, 1%
U3H	6522	C 901437-01		J		
U3J	6522	C 901437-01	CAPACI	ORS		
U3K	74LS245	901521-46		T		
U3L	74LS165	901521-12			4-7-6	
			C1,2	Low Leak Elect	4/0	0μF, 25∨
U3M	74LS74	901521-06	C3,4	Low Leak Elect		7μF, 16V
U3N	9602 One Shot	901510-01	C5,C6	Low Leak Elect		1μF, 50V
U3R	592	901523-08	C7-10	Ceramic		1μF, 50V
U3S	555 Timer	901523-01	C12-18	Ceramic	-	1μF, 50V
U4C	7400	901522-04	C20-25	Ceramic		1μF, 50V
U4D	74LS193	901521-26				2-5 50V
			C26	Ceramic		2pF, 50V
U5F	2364 ROM	C 901484-05	C27	Ceramic	750	) pF, 50V
U5H	2364 ROM	C 901484-03	C28,29	Ceramic	330	) pF, 50V
U5J	74LS04	901521-02	C30,31	Ceramic	.02	2μF, 50V
U5K	74LS00	901521-01	C32	Ceramic	1000	) pF, 50V
U5L	74LS191	901521-40	C33-37	Ceramic		1μF, 50V
U5M	74LS193	901521-26			750	$1\mu$ F, 50V
			C38,39	Ceramic	/50	0 pF, 50V
U5N	74LS74	901521-06	C41-44	Ceramic		1μ <b>F</b> , 50V
U5R	592	901523-08	C45	Low Leak Elect	1	0µF, 25∨
U6F	74LS04	901521-02	C46,47	Low Leak Elect	.4	-7μF, 50V
U6H	74LS42	901521-17	C48	Tantalum	3.	3μF, 35∨
U6K	74LS10	901521-24	C49-52	Ceramic		1μF, 50V
U6L	74LS04	901521-02				7 - E
	74LS00		C53-54	Ceramic	4	7 pF
U6M		901521-01	C55,56	Ceramic		1μF, 50∨
U6N	7406	901522-06	C57	Ceramic		.0μF, 50V
			C58	Ceramic		01μF, 50V
TRANSIST	ORS		C59-71	Ceramic	4	7 pF
			C72,73	Ceramic		1μF, 50V
Q1	2N4401					0 pF
02	2N4400		C74	Ceramic		
Q3,4,5	2N4403		C75	Ceramic		0 pF
40,4,0	211-1-100		C76	Ceramic		47μF
DIODES			C77	Ceramic		7 pF
DIODES	l		MISCELL	ANEOUS		
CR1	1.5 A, 50V, Bridge Rectifie		P1	RT Angle CNNC	T IEEE	903206-01
CR2	4 A, 200V, Bridge Rectifier	900755-01	P2	Header - R/W		
CR3,4	1N4005					
CR6-9	1N4005		P3	Header – PWR	CININCI	
			L1-3	Choke 100µH		
CR10	1N5231, 5.1 V Zener		L4,5	Choke 22µH		
CR11-16	1N4148		L6	Inductor 2.2µH		
CR17	1N5226B, 13.3 V Zener		VR1	Voltage Regulat	or 1 M323	
CR18,19	Germanium 1N270		VR2			
				Voltage Regulat		000550 0
	1		Y1	Crystal 16 MHz		900556-02
				Shield Box Shield Cap		4022048-0 <sup>-</sup> 4022047-0 <sup>-</sup>

### 2031 HP UPGRADE NOTES

A design error was present in the original 2031 High Profile Single Disk Drive. The write circuit was modified to correct the problem, however, it is possible that some units still need to be revised.

Revision to correct write circuit:

- 1. Lift Diodes, CR13 & CR15 as shown.
- 2. Install Transistors, solder the Collector Lead to Diodes.
- 3. Solder the Center Leads of Transistors together, to R40 Resistor as shown. (Use 20 AWG wire for mechanical strength.)
- 4. Solder Emitter Leads to feed thru.
- 5. Change R31 & R32 from  $2.7K\Omega$  to  $1.5K\Omega$ .



#### **Microprocessor/VIA Logic**

U3J is a VIA, Versatile Interface Adapter. During a write operation, the microprocessor passes the data to be recorded to Port A of U3J. The data is loaded into the shift register U3L. It is converted from parallel to serial data and output to the write amplifier circuit. During a read operation, serial data is received from the read amplifier circuit.

The stepper motor is controlled by two outputs on port B of U3J, STPO, and STP1. A binary four count is developed from these two lines by U1P, see Sheet 4. The MTR output on pin 12 controls the spindle motor, refer to the motor control schematic on page 18. The write protect switch, WPS, is monitored at pin 14 of U3J and the red activity LED is controlled at pin 13.

#### Varying Frequency Clock


The DSO and DS1 outputs of U3J, pins 15 and 16, are input at pins 1 and 15 of U5M. U5M is a programmable counter ( $\div$ 16,  $\div$ 15,  $\div$ 14,  $\div$ 13) that outputs a varying frequency clock used to compensate for the difference in recording area/sector for sectors on inner tracks (Trks 1,2,3) as compared to sectors on out most tracks (Trks 33,34,35). The area/sector for inner tracks is less than the area/sector for outer tracks, so the recording clock frequency is increased when writing on inner tracks to keep the flux density constant. This clock output is on pin 12 of U5M and is used to clock the data from the read amplifier circuits.

Tracks	Clock Frequency	Divide By
1-17	1.2307 MHz	13
18-24	1.1428 MHz	14
25-30	1.0666 MHz	15
31-35	1 MHz	16

#### **Read/Write Control Logic**

During a write operation, U3L converts parallel data into serial data. The output on pin 9 is input to 'NAND' gate U6M pin 5. U6M outputs the serial data on pin 6 at the clock rate determined by the input signal on pin 4. The output clocks the D flip flop U5N (see Sheet 4). The outputs of U5N, Q and  $\overline{Q}$ , drive the write amplifiers.


During a read operation, data from the read amplifiers is applied to the CLR input of counter U2N. The outputs, C and D, are shaped by the 'NOR' gate U2M. U2M outputs the serial data on pin 1, then it is converted to parallel data by U2K. The output of U2K is latched by U3K. The serial bits are counted by U5L. When 8 bits have been counted, U6K pin 6 goes ''low'', U5J pin 6 goes ''high'', and U6K pin 8 goes ''low'' indicating byte is ready to be read by the processor. U2L monitors the parallel output of U2K. When all 8 bits are ''1'', the output pin 9 goes ''low'' indicating a sync bit has been read.




**READ/WRITE LOGIC** 

**SCHEMATIC 2031038** 

SHEET 1 of 4



### **2031 HP CIRCUIT THEORY**




#### **IEEE Interface**

All of the signals on the interface are controlled by the I/O device U3H. Eight parallel bi-directional data lines, PAO-PA7, are used as the parallel data bus for the interface. U1S is an octal bus transceiver used to provide communication on the general purpose interface bus, GPIB, between operating units of the system. The data transfer and bus-management signals are communicated by U1A, thus completing the 16-line interface of the IEEE-488 bus.


DAV	Data Valid	DAV low signifies data is valid on the data bus.
EOI	End or Identify	CBM always sets EOI low while the last data byte is being transferred.
DAC	Data Not Accepted	DAC is low when data is being read and returned high after the last data byte is read.
RFD	Not Ready For Data	RFD is low until all receivers are ready to accept data, then the line will go high.
SRQ	Service Request	Not implemented in BASIC but available to the CBM user.
ATN	Attention	The host sets the signal low while sending commands on the data bus.
REN	Remote Enable	REN is held low by the bus controller and the host has this pin per- manently grounded.
IFC	Interface Clear	The host sends its internal reset signal as IFC low to initialize all devices.

#### **Reset Logic**

The 2031 disk drive is automatically reset on power up by U3S, a 555 timer, when triggered by the 5V applied at pin 8. A reset can also be set by the IFC line on the IEEE interface. The output pulse width is determined by the values of R43 and C36. The pulse width =  $1.1 \times R43 \times C36 \approx 1$  second. The output on pin 3 of U3S is an active "high". It is inverted by U3A to active "low". A low output at U3A pin 2, resets the unit and initializes all of the microprocessor logic.



SCHEMATIC 2031038 SHEET 2 of 4



#### **Microprocessor Control of RAM and ROM**

U5F and U5H are 8192 x 8 bit ROMS that store the Disk Operating System (DOS). U5F resides at memory locations \$C000-\$DFFF. U5H resides at memory locations \$E000-\$FFFF. U5J and U5K decode the addresses output from the microprocessor when selecting these ROMS.

U3B, C, D and E are 2114 Static RAMS (24 x 4). They reside at memory locations \$0000-\$07FF. This memory is used for processor stack operations, general processor housekeeping, user program storage, and 4 temporary buffer areas. U5J, U5K, and U6J decode the addresses output from the processor when selecting RAM. U6J also decodes the address selection of the VIAs, U3J and U3H.


#### **The Clock Circuit**

The clock circuit outputs a 16 MHz clock signal at U4C pin 11. This is input to U4D on pin 5. U4D is configured as a  $\div$  16 frequency divider. The output of U4D pin 7 is a 1 MHz clock signal used as the system clock (Phase 0) for the microprocessor. The 16 MHz clock signal is also used for the varying frequency clock circuit, see Sheet 1.

#### The Power Supply

THE CHASSIS: When the switch is closed, the AC voltage input is applied to the primary winding of the transformer. Circuit protection is provided by a .5 amp fuse. The transformer steps down the AC input voltage into two smaller AC voltages: One secondary output (approx. 16VRMS) is applied at connector P3 pins 1 and 4, the other secondary output (approx. 9VRMS) is applied at P3 pins 2 and 3.

THE PCB: The 16VRMS AC applied between pins 1 and 4 is converted to DC by the full wave bridge rectifier CR1. The DC output of CR1 is regulated at +12VDC by VR2. High frequency filtering is provided by C6, low frequency filtering by C2 and C4. The 9VRMS AC applied between pins 2 and 3 is converted to DC by the full wave bridge rectifier CR2. The DC output is regulated at +5VDC by VR1. High frequency filtering is provided by C5, low frequency filtering by C1 and C3.



SCHEMATIC 2031038 SHEET 3 of 4

CT77 CLOCK CIRCUIT 빈 2.2*uk* +5 FBI8 LC76 <u>I</u>.047 R43 FB20 200 I6 MHZ 1 47 д R44 2.2K 114 16 Uac)ott U4C U4D 8-226262 ROM 7400 13 2 7400 7415193 +57 \_C742 R47 \_C75 7 +5Y Tioo \$ 4.7K 7 FB19 22Upf Ī Ŧ 24 12 12 24 9 10 11 13 14 15 16 17 14 8 VCC GND 00 VCC GND +5 USH NB 20 2364 20 . 엄마 \$ 2219 18 21 876543212322191821 BØ2 1.2> R/W 1.2> AØ-A15 1.2> ]U5K)p<sup>11</sup> 74L500 DØ-D7 -1.2> 2000 000 U5K)0<sup>3</sup> 11 12 13 14 11 12 13 14 74LS00 8.005 <u>B</u>-8 8--8 Bacs U38 U3C 2114 10 R/W RAM R/W 10 2114 dR/W 5 **ADDRESS** 5674321 171615 56 7432117165 DECODE 2828282888 \$₹ B 8588 2522 11 12 13 14 11 12 13 14 8--8 Bacs 9CS U3D 9R/W 2114 8--6 6 dcs USE 2114 10 10 RW đ 5674321171615 5674321171615 24 2013 013 C 28 8

2K RAM

ID


2-18,20-25, 33-37,40-43

#### **Stepper Motor Control Circuits**

U1P converts STPO and STP1 into outputs that create a binary four count. The outputs YO, Y1, Y2, and Y3 from U1P are inverted by U1N. The outputs of the inverters drive the transistors of U1L. The current output from these transistors drive the individual phase coils in the stepper motor and return to the 12VDC supply. CR6-CR9 suppress the CEMF developed by the motor coils.

#### **Read Amplifier Circuits**

When data is recorded on the disk, a "1" bit is represented on the disk by a change in direction of magnetic flux, caused by a change in direction of current passed through the R/W coil in the R/W head. When a "0" bit is to be recorded, no change in current flow direction occurs, causing the direction of the magnetic flux to remain the same on the disk.



When data is being read from the disk, CEMF is induced into the R/W coil by the magnetic fields on the disk, causing current flow which is detected by the read amplifiers. Current flow through the R/W coil will forward bias either CR12 or CR14, depending on the direction. Q1 and CR16 must be forward biased. The first amplifier, U5R, senses this current flow from the R/W coil on one of the inputs and amplifies it. L2, L3, L4, L5 and C39 act as a low pass filter, suppressing noise on the amplified output. U3R is a differential amplifier which amplifies the difference of the two input signals from the filter section. U2R is a peak detector. The output of U2R will pulse ''high'' when a ''1'' is read. This signal is the reconstruction of data recorded. The time domain filter, U3N, times out when a ''1'' bit has been read, so unwanted ''1'' bits are not added to the actual data. The one shot, U3N, generates the correct data pulse width.

#### Write Amplifier Circuits


During a write operation, pin 4 of U6N must be "high". This forward biases Q1 and CR16. If pin 5 of U5N, Q, goes "low", Q4 and CR15 become forward biased, passing current flow through R/W 1. If  $\overline{Q}$  goes "low", Q5 and CR13 become forward biased, passing current flow through R/W 2.

When a write operation occurs, the ERASE coil is energized by forward biasing CR11. This demagnetizes the outer edges of the track, preventing data on one track from bleeding into the next track.

#### **Power Up/Down Write Protection**


This circuit prevents erroneous data from being written on the disk during power up/down sequences. During a power up, the 12VDC supply is not applied to the R/W coils and amplifier circuits before the processor has control of the logic. During a power down, the 12VDC supply is removed from the R/W coils and amplifier circuits before the processor loses control of the logic.

Q3 acts as a series pass transistor biased to regulate the 12VF output to the R/W coils and amplifier circuits. Q2 is a feedback amplifier monitoring the 5VDC supply. CR17 develops a precise reference voltage for Q2. L1 and C45 delay the 12VDC supply.




SCHEMATIC 2031038

SHEET 4 of 4



### 2031 HP POWER SUPPLY ASSEMBLY PARTS LIST


FUSE HOLDER	
ROCKER SWITCH	904507-01
POWER CONNECT FILTER	903467-03
FUSE, SLOW BLO, 250V, .5A	903555-15
POWER TRANSFORMER	320939-01




### **ASSEMBLY DRAWING**


### **PARTS LIST**

#### 95055000 Shugart Drive Assembly






### **RESISTANCE CHECKS HIGH PROFILE – SHUGART DRIVE**




17

### PARTS LIST

INTERGRATED CIRCUITS	
1A	LM 2917N
TRANSISTORS	
Q1 Q2	GE 7941 sub: GE 7947 M10060-0
DIODES	
CR1-7	IN4148
CAPACITORS – All values in microfarads	
C1 C2 C3 C4 C5 C6 C7 C8 C9	<ul> <li>4.7 50V Tant</li> <li>.015 35V 5%</li> <li>.047 50V</li> <li>.47 50V Tant</li> <li>.1 50V</li> <li>1 35V</li> <li>220 16V Elect</li> <li>.47 50V Tant</li> <li>.015 50V (Assy 25181 ONLY)</li> </ul>
<b>RESISTORS</b> – Ceramic 1/8W All values in ohms at 5% unless otherwise noted	
R1 R2 R3 R5 R6 R7 R8 R9 R10 R11	100 1%, 1/8W 909 1%, 1/8W 10K 4.7K 40.2K 1%, 1/8W 160K 12 27K 470 23.2K 1%, 1/8W 7.5K 1%, 1/8W
R12 R13 R14 R15 R16 R17 R18	68 68 2K 150 .68, 5%, 1W 5K Trim Pot Rectangle, 3/4 in. 20K




COMPONENT LOCATIONS MOTOR CONTROL PCB ASSEMBLY P/N 25181




SCHEMATIC

### SHUGART SERVO BOARD (COMMODORE PART #31414701)




COMPONENT LOCATIONS MOTOR CONTROL PCB ASSEMBLY P/N 25129




\*NOTE: ASSEMBLY P/N 25181 INCLUDES C9 ON COLLECTOR OF Q1. LOW PROFILE

÷




#### **The Power Supply**

The input AC voltage is controlled by switch 1 (SW1). Disk circuit protection is provided by fuse 1 (F1). If SW1 is closed, the AC voltage input is applied to the primary winding of transformer one (T1). T1 steps down the AC input voltage into two smaller AC voltages. The top secondary AC output (approx. 16VRMS) is converted to DC by the Full Wave Bridge Rectifier CR1. The DC output of CR1 is regulated at 12VDC by VR1. The bottom secondary AC output of T1 (approx. 9VRMS) is converted to DC by the Full Wave Bridge Rectifier CR3 is regulated at +5VDC by VR2. High frequency filtering is provided by C1 and C3 for the 12VDC supply, and C4, C60, C6-8, 10, 19-22, 31 etc. for the 5VDC supply. Low frequency filtering is provided by C51 and C2 for the 12VDC supply, and C52 and C5 for the 5VDC supply.



#### **Reset Logic**


The 2031 disk drive is automatically reset on power up by UF1, a 555 timer, when triggered by the 5V applied at pin 8. A reset can also be set by the IFC line on the IEEE Interface. The output pulse width is determined by the values of R43 and C36. The pulse width =  $1.1 \times R43 \times C36 \approx .5$  seconds. The output on pin 3 of UF1 is an active "high". It is inverted by UC1 to active "low". A low output at UC1 pin 10 resets the unit and initializes all the microprocessor logic.



### **The Clock Circuits**

Crystal Y1 outputs a 16 MHz clock signal. This is input to UC6 on pin 8. UC6 is configured as  $a \div 16$  frequency divider. The output of UC6 pin 12 is a 1 MHz clock signal used as the system clock (Phase 0) for the microprocessor. UE7 is a programmable counter ( $\div 16$ ,  $\div 15$ ,  $\div 14$ ,  $\div 13$ ) that outputs a varying frequency clock used to compensate for difference in recording area/sector for sectors on inner tracks (Trks 1,2,3) as compared to sectors on out most tracks (Trks 33,34,35). The area/sector for inner tracks is less than the area/sector for out most tracks, so the recording clock frequency is increased when writing on inner tracks to keep the flux density constant. This clock output is on pin 12 of UE7.

Tracks	<b>Clock Frequency</b>	Divide By	
1-17	1.2307 MHz	13	
18-24	1.1428 MHz	14	
25-30	1.0666 MHz	15	
31-35	1 MHz	16	




#### **Microprocessor Control of RAM and ROM**

UAB4 and UAB5 are 8192 x 8 bit ROMS that store the Disk Operating System (DOS). UAB4 resides at memory locations \$C000-\$DFFF. UAB5 resides at memory locations \$E000-\$FFFF. UB7 decodes the addresses output from the microprocessor when selecting these ROMS.

UB2 is a 2048 x 8 bit RAM. UB2 resides at memory locations \$0000-\$07FF. This memory is used for processor stack operations, general processor housekeeping, user program storage, and 4 temporary buffer areas. UA4, UB6, UB7 and UB8 decode the addresses output from the processor when selecting RAM.


UB8 also controls the chip select line of the VIA, UCD4.



### **Read/Write Control Logic**


UCD4 is a VIA (Versatile Interface Adapter). During a write operation, the microprocessor passes the data to be recorded to Port A of UCD4. The data is then loaded into UD3 which converts the parallel data into serial data. The output on pin 9 is input to 'NAND' gate UF5 pin 4. UF5 outputs the serial data on pin 6 at the clock rate determined by the input signal on pin 5. The output clocks the D flip flop UF6. The outputs of UF6, Q and Q, drive the write amplifiers.

During a read operation, data from the read amplifiers is applied to the CLR Input of counter UF4. The outputs, C and D, are shaped by the 'NOR' gate UE5. UE5 outputs the serial data on pin 1, then it is converted to parallel data by UD2. The output of UD2 is latched by UC3. The serial bits are counted by UE3, when 8 bits have been counted, UF3 pin 12 goes ''low'', UC1 pin 6 goes ''high'', and UF3 pin 8 goes ''low'' indicating byte is ready to be read by the processor. UC2 monitors the parallel output of UD2, when all 8 bits are ''1'', the output pin 9 goes ''low'' indicating a sync bit has been read.




#### **Read Amplifier Circuits**

When data is recorded on the disk, a "1" bit is represented on the disk by a change in direction of magnetic flux, caused by a change in direction of current passed through the R/W coil in the R/W head. When a "0" bit is to be recorded, no change in current flow direction occurs, causing the direction of the magnetic flux to remain the same on the disk.



When data is being read from the disk, CEMF is induced into the R/W coil by the magnetic fields on the disk, causing current flow which is detected by the read amplifiers. Current flow through the R/W coil will forward bias either CR6 or CR11, depending on the direction. Q3 and CR9 must be forward biased. The first amplifier, UH7, senses this current flow from the R/W coil on one of the inputs and amplifies it. L8, L9, L10, L11, and C16 act as a low pass filter, suppressing noise on the amplified output. UH5 is a differential amplifier which amplifies the difference of the two input signals from the filter section. UH4 is a peak detector. The output of UH4 will pulse "high" when a "1" is read. This signal is the reconstruction of data recorded. The time domain filter, UG3 times out when a "1" bit has been read, so unwanted "1" bits are not added to the actual data. The one shot, UG3 generates the correct data pulse width so the read/write logic circuits can convert it to parallel for processor control.




#### **Write Amplifier Circuits**

During a write operation, UG4, pin 3, must be "high". This forward biases Q3 and CR9.

If Q, of UF6, pin 9, goes "low", Q8 and CR7 become forward biased, passing current flow through R/W 1. If Q, goes "low", Q11 and CR10 become forward biased, passing current flow through R/W 2.


When a write operation occurs, the ERASE coil is energized by forward biasing Q10. This demagnetizes the outer edges of the track, preventing data on one track from bleeding into the next track.



#### **Power Up/Down Write Protection**


This circuit prevents erroneous data from being written on the disk during power up/down sequences. During a power up, the 12VDC supply is not applied to the R/W coils and amplifier circuits before the processor has control of the logic. During a power down, the 12VDC supply is removed from the R/W coils and amplifier circuits before the processor loses control of the logic.

Q1 acts as a series pass transistor biased to regulate the 12VF output to the R/W coils and amplifier circuits. Q2 is a feedback amplifier monitoring the 5VDC supply. CR5 develops a precise reference voltage for Q2. L7 and C12 delay the 12VDC supply.



#### **Write Protect Switch**


Connector P6 connects the control circuits to the W/P switch and activity light. UCD4, a 6522 VIA, monitors the state of the write protect sensor on pin 14 and controls the red activity LED on pin 13.



#### **Stepper Motor Control Circuits**


The stepper motor is controlled by two outputs on port B of UCD4, the 6522 VIA, STPO and STP1. These two lines are converted by UE2 to a binary four count to drive the four phases of the stepper motor.


Outputs Y0, Y1, Y2, and Y3 from UE2 are inverted by UF2. The outputs of the inverters drive Q4-Q7. The current output from these transistors drives the individual phase coils in the stepper motor and returns, to the 12VDC supply. CR13-CR16 suppress the CEMF developed by the motor coils.



#### **Spindle Motor Control Circuits**

<u>MTR</u> output from UF2 pin 8 is passed through current driver UG4 to the motor control PCB. When MTR is "low", Q1 is biased off, and Q2, Q3, and Q4 are biased on, allowing current flow through the spindle motor coil. Attached to the shaft of the spindle motor is an inductive tachometer that generates low level AC voltages, as the motor spins. The output of the tachometer is rectified by CR1-CR4. IC 1 monitors the output of the rectifier and adjusts the bias to Q2, which changes the bias on Q3 and Q4 to regulate motor current for a constant velocity. VR1 is a manual speed adjustment. The speed can be adjusted by watching the 60Hz strobe as the adjustment is made or loading the system test from the diagnostic disk.





### **IEEE Interface**

All of the signals on the interface are controlled by the I/O device UAB1. Eight parallel bi-directional data lines, PAO-PA7, are used as the parallel data bus for the interface. UA2 is an octal bus transceiver used to provide communication on the general purpose interface bus, GPIB, between operating units of the system. The data transfer and bus-management signals are communicated by UA3, thus completing the 16-line interface of the IEEE-488 bus.

DAV	Data Valid	DAV low signifies data is valid on the data bus.
EOI	End or Identify	CBM always sets EOI low while the last data byte is being transferred.
DAC	Data Not Accepted	DAC is low when data is being read and returned high after the last data byte is read.
RFD	Not Ready For Data	RFD is low until all receivers are ready to accept data, then the line will go high.
SRQ	Service Request	Not implemented in BASIC but available to the CBM user.
ATN	Attention	The host sets the signal low while sending commands on the data bus.
REN	Remote Enable	REN is held low by the bus controller and the host has this pin per- manently grounded.
IFC	Interface Clear	The host sends its internal reset signal as IFC low to initialize all devices.


### PARTS LIST PCB ASSEMBLY #1540033


#### **PLEASE NOTE:**

Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department, order part #314000-01. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C". Vendor Name and part number have been provided for your convenience in ordering custom or unique parts.


INTEGRA	TED CIRCUITS			RESISTOR	RS (Continued)		
UAB1 UAB4 UCD4 UCD5 UA2 UA3 UA4 UB2 UB6 UB7 UB8	6522 VIA ROM \$C000-\$DFFF ROM \$E000-\$FFFF 6522 VIA 6502 CPU 75160 Transceiver 75161 Transceiver 74LS00 TMM2016 RAM 74LS04 74LS04 74LS42		C 901437-01 C 901484-03 C 901484-05 C 901437-01 C 901435-01 901493-01 901494-01 901521-01 325502-01 901521-02 901521-01 901521-17	25 R26 R27,28 R30 R31 R32 R33 R34 R35,36 R37 R38	360 8.2K 470 22K 360 150, 1/4W, 1% 470 2.2K 470 150 680 1M	R39-42 R43 R44 R45 R46 R47 R48 R49 R50 R51 R52 R53	680 47K 1K 220 100K 470 1.5K 100, 1/4W, 1% 470 2.2K 2.4K 5.1K
UC1 UC2 UC3	74LS14 74LS133 74LS245		901521-30 901521-15 901521-45	CAPACITORS			
UC6 UD1 UD2 UD3 UE2 UE3 UE4 UE5 UE7 UF1 UF2 UF3 UF4 UF5 UF6 UF6 UF6 UF6 UF6 UF6 UF6 UF7 UF4 UF5 UF5 UF4 UF5 UF5 UF4 UF5 UF5 UF6 UF6 UF7 UF5 UF6 UF6 UF7 UF5 UF6 UF7 UF7 UF5 UF6 UF6 UF7 UF7 UF7 UF7 UF7 UF7 UF7 UF7 UF7 UF7	74177 74LS197 7406 74LS164 74LS165 74LS139 74LS191 74LS02 74LS193 555 Timer 7406 74LS10 74LS10 74LS10 74LS10 74LS10 74LS74 74LS86 9602 One Shot 7417 311 OP AMP 592 592		901522-03 Sub: 901522-03 Sub: 901521-28 901521-28 901521-28 901521-40 901521-40 901521-26 901521-26 901521-26 901521-26 901521-26 901521-26 901521-26 901521-26 901521-01 901521-06 901521-06 901522-01 901522-01 901522-01 901523-08 901523-08	$\begin{array}{c} C1\\ C2\\ C3\\ C4\\ C5\\ C6-11\\ C12\\ C13,14\\ C15\\ C16\\ C17-22\\ C23\\ C24\\ C25\\ C26\\ C27\\ C28\\ C29-32\\ C33\\ C34,35\\ C36\\ C37-42\\ C43\\ C44-48\\ C49\\ C50\\ C51\\ C52\\ C53-57\\ C58,59\\ C60,61\\ C62\\ C63\\ C64\\ \end{array}$	Ceramic Electrolytic Elect Ceramic Tantalum Tantalum Tantalum Tantalum Tantalum Tantalum Tantalum Tantalum Tantalum Ceramic Ce	1µF, 25V 17µF, 25V 17µF, 50V 17µF, 55V 17µF, 16V 10µF, 25V 10µF, 55V 10µF, 55V 10µF, 55V 10µF, 55V 17µF, 16V 10µF, 55V 17µF, 16V 10µF, 55V 17µF, 16V 10µF, 55V 10µF, 55V 1	+/-20% +/-5% +/-20% +/-5% +/-5%
CR1	1.5.4.50V Bridge	Bectifier		C65 C66-80	Electrolytic 22	20μF, 25V 20μF, 25V 7pF, 50V	
CR2 CR3 CR4	1.5 A, 50V, Bridge Rectifier 1N4002 Signal 4 A, 50V, Bridge Rectifier 1N4002 Signal 1N5226B, 3.3V, 500mW, Zener Sub: HZ3C-2, 3.3V, 500mW, Zener Sub: HZ4A-1, 3.3V, 500mW, Zener Sub: 1N4148 Signal 1N5131B, 5.1V, 500mW, Zener HZ5C-2, 5.1V, 500mW, Zener 1N4002 Signal 1N4148 Signal		C81 MISCELLA	Ceramic	.1μF, 50V		
CR5 CR6-11 CR12 CR13-16 CR17-19			P1 P2 P3 P5 P6 P7 P8 L1	Header Assy Rt Angle Cnnct IEEE Header Assy Header Assy Header Assy Header Assy inductor 2.2 µH	Nolex # 30 30 30	9-04AG C 903206-01	
RESISTO	<b>RS</b> — All Values are 5% unless not			L2-6 L7 L8	Ferrite Bead Inductor 100μH Inductor 22μH		
R1 R2 R3 R5 R5 R6 R7 R8 R9	2.2K 22K 47 220 330 1K 22K 91, 1/4W, 1% 680	R10 R11 R12,13 R14,15 R16,17 R18,19 R20 R21-23 R24	22K 1K 9.1K, 1/4W, 1% 2.2K 220 150 330 2K 510	L9,10 L11 L12-29 VR1 VR2 Y1	Inductor 100µH Inductor 22µH Ferrite Bead Voltage Regulator, 12V Voltage Regulator, 5V Crystal Module, 16 MH Shield Box Shield Cap	, 3A, LM	

### PCB ASEMBLY #1540033 BOARD LAYOUT





## **SCHEMATIC 1540039**




### 1540/41/2031 LP POWER SUPPLY ASSEMBLY PARTS LIST


FUSE HOLDER ROCKER SWITCH POWER CNNCT FILTER

FUSE, SLOW BLO, 250V, 1.0A POWER TRANSFORMER 903614-01 904509-01 903467-03 sub: 325552-01 903556-16 1540009-02

# **ASSEMBLY DRAWING**




TRANSFORMER




## **RESISTANCE CHECKS** LOW PROFILE — ALPS DRIVE

STEPPER M MOTOR YELLOW RED ORANGE

32 OHMS END TO CENTERTAP 64 OHMS END TO END



MOTOR COIL = 17 OHMS TACH COIL = 175 OHMS AT REST TACH COIL = 135 - 190 OHMS IN MOTION



R/W END TO END = 32.4 OHMS R/W END TO CENTERTAP = 16.3 OHMS ERASE COIL END TO END = 10.5 OHMS

### **PARTS LIST**


#### 32551901 Alps Drive (Black)

#### 32551902 Alps Drive (Brown)


- (1) 31410001 ALP DOOR/HUB ASSEMBLY 1-Door Assy w/Spring 2-Hub/Collet Assy 3-Arm Support Assy
- (2) 31410101 ALP LEFT DISK GUIDE ASSEMBLY
   1-Diskette Guide
   2-LED Assy w/Harness
   3-Write Protect Assy
- (3) 31410201 ALP RIGHT DISK GUIDE
- (4) 31410301 ALP FRONT BEZEL (Black)
  - 31410302 ALP FRONT BEZEL (Brown)
- (5) 31410401 ALP R/W HEAD ASSEMBLY
   1-R/W Head
   2-Load Arm w/Pad
   3-Metal Band
  - 31410501 ALP STEPPER MOTOR ASSEMBLY 1-Stepper Motor w/Harness 2-Stepper Pulley
- (6) 31410601 ALP D.C. MOTOR

- (7) 31410701 ALP MOTOR CONTROL PCB ASSEMBLY 1-Motor Control PCB 2-Harness Assy
- (8) 31410801 ALP TENSION PULLEY ASSEMBLY
   1-Pulley Wheel w/Spring
   2-Plastic Housing
- (9) 31410901 ALP HOUSING/SPINDLE ASSEMBLY
   1-Housing Base
   2-Spindle Assy
   3-L/R Guide Shafts
  - 31411001 ALP DRIVE BELT
- (10) 31411101 ALP EJECT ASSEMBLY 1-Eject Plate 2-Eject Spring
  - 31411201 ALP HARDWARE 1-Assorted Screws 2-Zero Stop Tab
  - 31417401 UNIV Replacement Load Pad

### ALPS DRIVE ASSEMBLIES 1540/1541/2031 LP



## **ALPS MOTOR CONTROL BOARD SCHEMATIC**



SYMBOL	DESCRIPTION		
I.C.	Sony CX-065B	R6	Resistor, 820 $\Omega$ , 1/4W
Q1	Transistor 2SC2785	R8	Resistor, $150\Omega$ , $1/4W$
Q2	Transistor 2SC2785	R9	Resistor, 0.68 $\Omega$ , 2W
Q3	Transistor 2SA1175	R10	Resistor, 5.1 $k\mu$ , 1/8W
Q4	Transistor B703-Q36E	VR1	Variable Resistor, 20k $\Omega$
CR1,2,3,4,9	5 Diode IN4148	C1,5,6	Capacitor, Electrolytic, $10\mu$ F, 35V
R1,7	Resistor, $1k\Omega$ , $1/4W$	C2	Capacitor, $0.0047\mu$ F, 50V
R2	Resistor, 68k $\Omega$ , 1/4W	C3	Capacitor, $0.033\mu$ F, 50V
R3	Resistor, 220 $\Omega$ , 1/4W	C4,9	Capacitor, Tantalium, 0.47µF, 35V
R4	Resistor, 3.3k $\Omega$ , 1/4W	C7	Capacitor, Tantalium, 2.2 $\mu$ F, 16V
R5	Resistor, 2.7k $\Omega$ , 1/4W	C8	Capacitor, $0.068\mu$ F, 50V

	(ul bio7)	
dIZ	<b>JTAT2</b>	CITY:
		STREET:
		сомраиу:
:ETAQ		:3MAN



COMMODORE BUSINESS MACHINES C-2654 West Chester, PA 19380

**Service Documentation** 

Fold and Tape

DO NOT STAPLE

Fold and Tape